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Abstract
  
Based on the Gauss law for the electric field, a new integral formula is deduced 
together with one of its possible applications, in the area of semiconductor junctions, 
specifically an analytical formula for the built-in potential of diffused semiconductor 
junctions. The measurement technique for the determination of the built-in potential is 
also described. 
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1.Theory 
The Gauss law for the electric field over an electrically charged space region 
is [1]: 
                                 
ε
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where E is the electric field, ρ is the electric space charge density andε  the electrical 
permittivity. One-dimensional case is assumed, also linear, non-dispersive, isotropic 
material. 
The electric field E is connected with the electric potential u in accordance 
with [1]: 
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By writing (1) as  
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multiplying the equation by x, and taking into account that 
                                                ( ) EdxxdExEd +=     (4) 
the next equation is obtained: 
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The integration of (5) over the space charge region (SCR) gives 
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and taking (2) into account, then 
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Since the electric field is zero at both ends of the SCR [2], the first term in the right 
hand of (7) vanishes, and the next equation is obtained: 
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where VSCR is the total voltage drop across the space charge region.  
2.The formula of the built-in potential 
In the case of a semiconductor junction without external bias, VSCR equals the 
built-in potential of the junction Vbi: 
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For example, it is of interest to calculate the built-in potential of a diffused junction 
(i.e. having a Gaussian doping profile). For such junctions, the impurity profile, and in 
the depletion approximation, the space charge density (except for a factor of q – the 
elementary electric charge) are given by: 
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where N0 is the surface concentration and Ld is the technological diffusion length [1]  
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with Di - the doping impurity diffusion constant at certain diffusion temperature and 
td the diffusion time. Inserting (10) this into eq.(9), the following relation is obtained: 
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where Wsco is the depletion region width of the junction at no external bias.  
3.Particular cases 
If dSC LW <<0 , the formula simplifies to: 
                                             
ε2
2
00 SC
bi
WqNV =
    (13) 
Conversely, when dSC LW >>0 , (12) reduces to: 
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Since Ld is technologically determined, it is easy to discern between the limit cases 
(13) and (14). 
4.Measuring the built-in potential 
Since the zero-bias barrier capacitance per unit area of a junction is given by 
0
0
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b W
C ε=      (15) 
the barrier capacitance is measured in a standard circuit (that includes an AC-voltage 
generator), and then the built-in potential is calculated with the formula: 
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If a calibrated DC-voltage source is also available, the measurement of the barrier 
capacitance can be realized at a determined reverse bias VR of the junction, and the 
built-in potential will be determined from the formula 
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where Cb is the barrier capacitance corresponding to the reverse bias VR. 
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Conclusion
  
Based on the Gauss law for the electric field, a new integral formula was 
deduced in this work, together with one of its possible applications, in the area of 
semiconductor junctions, specifically a new formula for the built-in potential of 
diffused semiconductor junctions. The measurement technique for the determination 
of the built-in potential was also given. 
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